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We fabricate and characterize dual-gated graphene field-effect transistors (FETs) using Al2O3 as top-gate 
dielectric. We use a thin Al film as a nucleation layer to enable the atomic layer deposition of Al2O3. Our 
devices show mobility values of over 8,000 cm2/Vs at room temperature, a finding which indicates that the 
top-gate stack does not significantly increase the carrier scattering, and consequently degrade the device 
characteristics. We propose a device model to fit the experimental data using a single mobility value. 
 
 Graphene, a mono- to few-layers of sp2 bonded carbon 
in a honeycomb lattice, has been studied intensively since 
its discovery in 20041 due to its unique electron physics, as 
well as possible applications to electronic devices. 
Graphene’s high intrinsic carrier mobility (over 200,000 
cm2/Vs at low temperature for suspended samples2), 
combined with its mechanical and thermodynamic stability3, 
makes it a promising material for nano-electronic devices.  
 The fabrication of graphene-based field-effect 
transistors requires a uniform gate dielectric deposition 
technique on graphene, with high dielectric constant (к) and 
reduced interface states density. It is well known that the 
existence of a mechanically and chemically stable native 
oxide for silicon, SiO2, has been key to the success of 
silicon-based microelectronics. Highly insulating SiO2 
grows on Si by thermal oxidation4, and the interface 
between Si and SiO2 has almost close-to-ideal properties.5 
Atomic layer deposition (ALD) is a well developed 
technique used for growing high-ĸ gate dielectric layers, 
thanks to its precise control over the film thickness and 
uniformity.6 However, the direct deposition of high-ĸ 
dielectric materials, such as Al2O3 and HfO2, on graphene 
using H2O-based ALD is not possible because of the 
hydrophobic nature of graphene basal plane.7 Given that a 
perfect graphite surface is chemically inert8, attempts to 
grow ALD Al2O3 layer on a clean HOPG (highly oriented 
pyrolytic graphite) surface lead to a selective growth at the 
steps between graphite layers, where the broken carbon 
bonds along the terraces serve as 1D nucleation center for 
the initial ALD process.9 Therefore, the deposition of high-ĸ 
dielectric materials on graphene has been relatively limited 
so far. 
 Previous studies have used surface treatments of the 
graphene surface in order to allow ALD growth. Examples 
include NO2 functionalization10, O3 functionalization7, and 
PTCA (perylene tetracarboxylic acid) coating11, or simply 
nucleating the dielectric growth from impurities on 
graphene without prior cleaning.12 The carrier mobility on 
top-gated graphene devices with Al2O3 dielectric deposited 
using NO2 functionalization was 7,000 cm2/Vs at 4.2K.10 On 
the other hand, Lemme et al. showed a significant 
degradation of graphene carrier mobility with more than an 
85% decrease for both electrons and holes when an 
evaporated SiO2 layer was used as a top-gate dielectric.13     
 Here we report the realization of a top-gated graphene 
field-effect transistor with a high-ĸ dielectric layer grown by 
ALD, and with minimal carrier mobility degradation with 
respect to a graphene layer without a top dielectric.  In order 
to deposit the Al2O3 dielectric, we introduce a thin 
nucleation layer of oxidized Al between the graphene layer 
and the dielectric. The electrical characteristics of top-gated 
field-effect transistors fabricated using this technique, 
indicate that a high, above 8,000 cm2/Vs, carrier mobility at 
room temperature after top-gate processing. We develop a 
simple device model including the effect of quantum 
capacitance, which agrees well with the observed transport 
characteristics, and provides the extracted value of mobility, 
initial charge density, and contact resistance of devices. 
 
 
FIG. 1. (Color online) (a) Schematic of dual-gated graphene FET 
structure. (b) Optical microscope image of a graphene FET.  
 
 The key idea enabling the high-ĸ dielectric layer 
growth on graphene by ALD is to provide intentional 
nucleation sites on the inert surface of graphene.  Prior to 
the Al2O3 layer growth by ALD, we deposit a 1-2 nm thick 
Al layer on the graphene surface by e-beam evaporation 
(Fig. 1 (a)). After the Al deposition, the samples are taken 
out in air and transferred to the ALD chamber for the 
deposition of Al2O3, using trimethyl aluminum as the Al 
source and H2O as oxidizer. Based on the X-ray 
photoelectron spectroscopy (XPS) and electrical 
measurement results, the Al nucleation layer is completely 
oxidized as soon as the sample is exposed in air to be 
transferred to ALD chamber14.  In addition, the initial stage 
of ALD growth starts with an H2O oxidizing cycle at 
elevated temperatures to further complete the oxidation 
step15. 
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FIG. 2. (Color online) Rtotal vs VTG data measured at different VBG 
values. The inset shows the position of VDIRAC,TG at different VBG. 
 
 Graphene monolayer flakes used in this work are 
exfoliated from bulk natural graphite crystals by the 
micromechanical cleavage. The substrate consists of a 
highly-doped, n-type Si (100) wafer with an arsenic doping 
concentration of ND > 1020 cm-3, on which a 300 nm-thick 
SiO2 layer is grown by thermal oxidation. The low 
resistivity substrate allows global back-gate operation. The 
thickness of the exfoliated layers was measured by a 
combination of optical contrast of the graphene samples16, 
thickness measurement by AFM, and Raman spectroscopy17 
to ensure that monolayer flakes are selected for device 
fabrications. We define metal contacts on the sample using 
electron beam lithography (EBL) followed by a 50 nm-thick 
metal (Ni) layer evaporation, and a lift-off process. After 
annealing in a hydrogen atmosphere at 200°C, which allows 
the removal of contaminants such as resist residues18, the 
device is transferred to a e-beam evaporator vacuum 
chamber to deposit the Al nucleation layer. Then, the 
samples are moved to the ALD chamber and go through 167 
cycles of Al2O3 deposition, resulting a 15 nm-thick Al2O3 
film deposition. A 50 nm-thick Ni top-gate electrode is 
subsequently fabricated using e-beam lithography, metal 
deposition and lift-off. An example of optical microscope 
image of a FET, with 6.6-µm source-drain separation and 
2.4-µm top-gate length is shown in Fig. 1(b). 
 The transport characteristics of the device are 
measured at room temperature in a vacuum probe station. 
The top-gate electrode and the Si substrate are used as a 
local gate and global back-gate, respectively, and control the 
carrier concentration and polarity in the graphene layer. Fig. 
2 shows the total device resistance (Rtotal) as a function of 
top-gate voltage measured at different back-gate bias from -
40V to 40V, and at a drain bias of VVD 1.0= . Without an 
applied back-gate bias ( VVBG 0= ) the sample resistance 
reaches a maximum (Dirac point) at VV TGDirac 08.0, = . This 
observation indicates that there is little unintentional doping 
of the graphene sample19 after the top-gate stack deposition. 
As |VTG-VDirac,TG| increases, the electron or hole 
concentration in the graphene channel increases and Rtotal 
decreases, resulting in Λ-shape traces. The top-gate 
hysteresis is smaller than V05.0 , and the leakage current 
through the Al2O3 top-gate dielectric is less than 
275.0 mpA μ . These observations indicate a high dielectric 
quality and a low (< 210104.9 −× cm ) interface state density. 
 Figure 2 data show Rtotal vs. VTG measured at different 
VBG values. An applied VBG bias changes the position of the 
Dirac point, and also shifts vertically the measured 
resistance values. The change of the Dirac point position 
can be explained as follows: a positive (negative) VBG bias 
induces a finite concentration of electrons (holes) in the 
active area, proportional to the back-gate capacitance (CBG). 
In order to restore the device to the Dirac point, where the 
carrier concentration is minimum, a negative (positive) 
applied VTG is required. The vertical shift is caused by the 
resistance change in the un-top-gated regions of the 
graphene flake. The position of the minimum conductivity 
points in terms of VTG and VBG is shown in the inset of Fig 
2. The slope represents the ratio between the top-gate and 
back-gate capacitances, 28≈BGTG CC . Using the back-gate 
capacitance value of 211 cmnFCBG = , the top-gate 
capacitance is estimated to be 2306 cmnFCTG = , 
corresponding to a relative dielectric constant of 6.4 for the 
Al2O3 film.  
 We now present a model for the device characteristics 
of Fig. 2. The carrier concentrations (electrons or holes) in 
the graphene channel regions, totaln , can be approximated 
by 
2*2
0 ][ TGtotal Vnnn +=  
where 0n  represents the density of carriers at the minimum 
conductivity, Dirac point. The residual carrier concentration 
0n , which for an ideal, disorder-free graphene layer should 
be zero, is generated by charged impurities20 located either 
in the dielectric or at the graphene/dielectric interface. 
][ *TGVn  represents the carrier concentration induced by the 
top-gate bias away from the Dirac point, 
DiracTGTGTG VVV ,
* −= . 
The expression for ][ *TGVn  is obtained from the following 
equation relating VTG, Cox and the quantum capacitance of 
the two-dimensional electrons in the graphene channel.  
e
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 The total device resistance, 
totalR  is given by  
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where channelR  is the resistance of the graphene channel 
covered by top-gate electrode, and the contact 
resistance contactR  consists of the uncovered graphene section 
resistance and the metal/graphene contact resistance, and 
Nsq represents the number of squares of the top-gated area.  
 By fitting this model to the measured data of Fig. 2, 
we can extract the relevant parameters, 0n , μ , and contactR . 
In Fig. 3 we show the measured Rtotal vs. VTG (symbols), 
along with the model of Eq. (1) (solid lines).  The modeling 
results agree well with the experimental data.  Indeed, the 
data set of Fig. 3 can be fitted with a single value of the 
residual concentration 211
0 103.2
−×= cmn , of the mobility 
s/Vcm 8,600 2 ⋅=μ , and with different contact resistance which 
depend on the applied VBG  (Fig. 3 inset).    
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FIG. 3. (Color online) Rtotal vs. VTG-VDIRAC,TG at selected VBG 
values (symbols) along with modeling results for each dataset 
(lines). The inset shows the extracted contact resistance, Rcontact vs. 
VBG. 
 
 We now discuss the extracted μ and n0 values in our 
device in comparison with existing theoretical studies on 
graphene transport. Adam et al.20 studied graphene transport 
in the diffusive limit using the Boltzmann transport 
formalism, and calculated μ and n0 as a function of a single 
parameter, the impurity concentration (nimp) at the 
graphene/dielectric interface21: )/(33 impnhe ⋅≅μ , and 
impnn ×≈ 2.00 . According to Adam et al.’s model20,21 the 
extracted mobility value in our device, s/Vcm 8,600 2 ⋅=μ , 
corresponds to an impurity concentration 212100.1 −×≅ cmnimp , 
which in turn would result in a residual carrier concentration 
211
0 109.1
−×≈ cmn , in good agreement with our experimental 
data. Lastly we discuss the temperature dependence of the 
transport data in our device. From 300K down to 77K the 
carrier mobility is rather insensitive to temperature, showing 
a modest ~10% increase. This observation suggests that 
phonon scattering is relatively small, and that the mobility is 
primarily determined by fixed impurity scattering22. 
 In summary, we fabricated a top-gated monolayer 
graphene device and successfully deposited an Al2O3 gate 
dielectric on its surface by ALD. The device characteristics 
are investigated in the dual-gate operation mode. Our data 
show that the overlaying Al2O3 layer does not substantially 
degrade the electrical properties of the graphene device. Our 
model, including quantum capacitance of graphene, agrees 
very well with our experimental results, and extracted 
mobility values are above 8,000 sVcm ⋅2  at room 
temperature. These results are very promising both for high 
speed FETs, and also to enable novel device designs in 
graphene.  
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